Seong-lae ChoCache Operation
- In replace a valid block, we need replacement policy
- In write-back, we need dirty bit
second level cache: use 2nd level cache by SRAM then miss penalty goes down DRAM has 1 transistor SRAM has 6 transistor CPI: cycle per instruction
performance: reduce hit time, miss rate, miss penalty