Paging in Hardware (Intel x86)
– physical addresses of page tables (CR3 register store) - two level in intel (+ page directory)

Enable by setting PG bit in CR0 register
4kb so 20 upper bits to find page table



Linux support Four-level paging for future


